1. 1) Alle, M., Varadarajan, K., Fell, A., Reddy C., R., Joseph, N., Das, S., Biswas, P., Chetia, J., Rao, A., Nandy, S.K. and Narayan, R.: REDEFINE: Runtime reconfigurable polymorphic ASIC, ACM Trans. Embed. Comput. Syst., Vol.9, No.2, pp.1-48 (2009).
2. 2) Alle, M., Varadarajan, K., Fell, A., Nandy, S.K. and Narayan, R.: Compiling Techniques for Coarse Grained Runtime Reconfigurable Architectures, Proc. 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications, Berlin, Heidelberg, pp.204-215, Springer-Verlag (2009).
3. 3) Bobda, C.: Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications, Springer Publishing Company, Incorporated (2007).
4. Partitioning sequential circuits on dynamically reconfigurable FPGAs
5. 5) Lattner, C. and Adve, V.: LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, CGO '04: Proc. International Symposium on Code Generation and Optimization, Washington, DC, USA, p.75, IEEE Computer Society (2004).