Publisher
Information Processing Society of Japan
Reference16 articles.
1. [1] Altera Corporation (online), available from <http://www.altera.com/> (accessed 2014-10-27).
2. [2] Atmel Corporation (online), available from <http://www.atmel.com> (accessed 2014-10-27).
3. [3] Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C. and Sangiovanni-Vincentelli, A.: Metropolis: An Integrated Electronic System Design Environment, Computer, Vol.36, No.4, pp.45-52 (online), DOI: http://dx.doi.org/10.1109/MC.2003.1193228 (2003).
4. [4] Dömer, R., Gerstlauer, A., Peng, J., Shin, D., Cai, L., Yu, H., Abdi, S. and Gajski, D.D.: System-on-chip environment: A SpecC-based framework for heterogeneous MPSoC design, EURASIP J. Embedded Syst., Vol.2008, pp.1-13 (online), DOI: http://dx.doi.org/10.1155/2008/647953 (2008).
5. [5] Gajski, D.D., Dutt, N.D., Wu, A.C.-H. and Lin, S.Y.-L.: High-level Synthesis: Introduction to Chip and System Design, Kluwer Academic, Norwell, MA, USA (1992).
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Arrival Order Processing of Service Requests in Full Hardware Implementation of RTOS-Based Systems;2023 International Technical Conference on Circuits/Systems, Computers, and Communications (ITC-CSCC);2023-06-25
2. Full Hardware Implementation of FreeRTOS-Based Real-Time Systems;TENCON 2021 - 2021 IEEE Region 10 Conference (TENCON);2021-12-07
3. Binary synthesis implementing external interrupt handler as independent module;Proceedings of the 28th International Symposium on Rapid System Prototyping Shortening the Path from Specification to Prototype - RSP '17;2017