Abnormal Traffic Detection Circuit with Real-time Cardinality Counter-Reference-Cited by-同舟云学术

Abnormal Traffic Detection Circuit with Real-time Cardinality Counter

Published:2018 Issue:0 Volume:26 Page:590-600
ISSN:1882-6652
Container-title:Journal of Information Processing
language:en
Short-container-title:Journal of Information Processing

Author:

Sannomiya Shuji¹,Sato Akira¹,Yoshida Kenichi²,Nishikawa Hiroaki³

Affiliation:

1. Faculty of Engineering, Information and Systems, University of Tsukuba

2. Faculty of Business Sciences, University of Tsukuba

3. Headquarters for International Industry-University Collaboration, University of Tsukuba

Publisher

Information Processing Society of Japan

Subject

General Computer Science

Link

https://www.jstage.jst.go.jp/article/ipsjjip/26/0/26_590/_pdf

Reference20 articles.

1. [1] Shomura, Y., Watanabe, Y. and Yoshida, K.: Analyzing the number of varieties in frequently found flows, IEICE Trans. Communications, Vol.E91-B, No.6, pp.1896-1905 (2008).

2. [2] Sannomiya, S., Sato, A., Yoshida, K. and Nishikawa, H.: FPGA implementation of cardinality-based abnormal traffic detection algorithm, Proc. International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA), pp.252-258 (July 2017).

3. [3] Sannomiya, S., Sato, A., Yoshida, K. and Nishikawa, H.: Cardinality counting circuit for real-time abnormal traffic detection, Proc. 2017 IEEE 41st Annual Computer Software and Applications Conference (COMPSAC), pp.505-510 (July 2017).

4. [4] Beitollahi, H. and Deconinck, G.: Analyzing well-known countermeasures against distributed denial of service attacks, Computer Communications, Vol.35, No.11, pp.1312-1332 (June 2012).

5. [5] Urushidani, S., Abe, S., Yamanaka, K., Aida, K., Yokoyama, S., Yamada, H., Nakamura, M., Fukuda, K., Koibuchi, M. and Yamada, S.: New directions for a Japanese academic backbone network, IEICE Trans. Information and Systems, Vol.98, No.3, pp.546-556 (2015).