Author:
De S.,Banerjee D.,Siva kumar K.,Gopakumar K.,Ramchand R.,Patel C.
Publisher
Institution of Engineering and Technology (IET)
Subject
Electrical and Electronic Engineering
Reference28 articles.
1. Lipo, T.A., and Manjrekar, M.D.: ‘Hybrid topology for multilevel power conversion’, U.S., (06,005,788)assigned to Wisconsin Alumni Research Foundation
2. A Systematic Topology Evaluation Methodology for High-Density Three-Phase PWM AC-AC Converters
3. Impact of EMC Filters on the Power Density of Modern Three-Phase PWM Converters
4. Common-Mode DC-Bus Filter Design for Variable-Speed Drive System via Transfer Ratio Measurements
5. Yamanaka, K., Yamada, K., Kumage, A., and Terada, T.: ‘Three-level neutral point clamping type inverter circuit’, US, (06,226,192)assigned to Kabushiki Kaisha Yaskawa Denki
Cited by
92 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A double T‐type H‐bridge reduced switch multilevel inverter for a wide range of DC voltage variations;IET Power Electronics;2023-08-16
2. Reduced Device Count 9-Level Inverter for Standalone Applications;2023 7th International Conference on Computing Methodologies and Communication (ICCMC);2023-02-23
3. Design of asymmetric multilevel inverter to reduce total harmonic distortion;PHYSICAL MESOMECHANICS OF CONDENSED MATTER: Physical Principles of Multiscale Structure Formation and the Mechanisms of Nonlinear Behavior: MESO2022;2023
4. Symmetric multilevel voltage source inverter with lesser number of circuit devices;INTELLIGENT BIOTECHNOLOGIES OF NATURAL AND SYNTHETIC BIOLOGICALLY ACTIVE SUBSTANCES: XIV Narochanskie Readings;2023
5. SPWM and Third Harmonique Injection Techniques for 7 -Level Packed U -Cell Inverter;2022 IEEE 21st international Ccnference on Sciences and Techniques of Automatic Control and Computer Engineering (STA);2022-12-19