1. Walczyk, F., and Rubinstein, J.: ‘A merged CMOS/bipolar VLSI process’, 1983 IEDM Dig. Tech. Papers, 1983 December), p. 59–62
2. Rovedo, N., Ogura, S., Acocella, J., Barnes, K., Dally, A., Yanagisawa, T., Ng, C., Burkhardt, J., Valsamakis, E., Hamers, J., Buti, T., and Richwine, C.: ‘Process design for merged complementary BiCMOS’, 1990 IEDM Dig. Tech. Papers, 1990 December), p. 485–488
3. Raje, P., Ritts, R., Cham, K., Plummer, J., and Saraswat, K.: ‘MBiCMOS: A device and circuit technique scalable to the submicron, sub-2V regime’, ISSCC Dig. Tech. Papers, 1991 February), p. 150–151