Affiliation:
1. Department of Electrical Engineering National United University Miaoli Taiwan Republic of China
Abstract
AbstractThis paper proposes a digital delay locked loop (DLL) with a monotonic delay line (DL). This DLL adopts the calibration mode to reduce the non‐monotonic effects for the coarse‐tuning delay line (CTDL) and the fine‐tuning delay line (FTDL). The calibration mode detects the delay time of the delay unit, the timing resolution of CTDL, to adjust the delay range of the FTDL. Thus, the calibration mode can limit the overlap range of the delay time between the CTDL and the FTDL. The proposed DLL was implemented using a 0.18‐μm CMOS process, and the RMS and the peak‐to‐peak jitters of the DLL were 0.21% and 1.72%, respectively, at 560 MHz.
Publisher
Institution of Engineering and Technology (IET)
Subject
Electrical and Electronic Engineering
Reference9 articles.
1. A DLL‐based quadrature clock generator with a 3‐sage quad delay unit using the sub‐range phase interpolator for low‐jitter and high‐phase accuracy DRAM applications;Yoon Y.;IEEE Trans. Circuits Syst. II Exp. Briefs,2020
2. A digital clock and data strobe aligner for write calibration of dynamic random access memory
3. A 2.4–8 GHz phase rotator delay‐locked loop using cascading structure for direct input–output phase detection;Park H.;IEEE Trans. Circuits Syst. II, Exp. Briefs,2022
4. Built‐in self‐calibration circuit for monotonic digitally controlled oscillator design in 65‐nm CMOS technology;Chung C.‐C.;IEEE Trans. Circuits Syst. II,2011
5. Glitch-Free NAND-Based Digitally Controlled Delay-Lines