Dual multiple-polynomial LFSR for low-power mixed-mode BIST-Reference-Cited by-同舟云学术

Dual multiple-polynomial LFSR for low-power mixed-mode BIST

Published:2003 Issue:4 Volume:150 Page:209
ISSN:1350-2387
Container-title:IEE Proceedings - Computers and Digital Techniques
language:en
Short-container-title:IEE Proc., Comput. Digit. Tech.

Author:

Rosinger P.,Al-Hashimi B.M.,Nicolici N.

Publisher

Institution of Engineering and Technology (IET)

Subject

Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science

Link

https://digital-library.theiet.org/content/journals/10.1049/ip-cdt_20030666?crawler=true&mimetype=application/pdf

Reference35 articles.

1. Test of future system-on-chips

2. Abramovici, M., Breuer, M.A., and Friedman, A.D.: ‘Digital systems testing and testable Design’, (IEEE Press, New York 1990)

3. A tutorial on built-in self-test. I. Principles

4. A tutorial on built-in self-test. 2. Applications

5. Bardell, P.H., McAnney, W.H., and Savir, J.: ‘Built-in self test – pseudorandom techniques’, (Wiley, New York 1986)

Cited by 23 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. RFLSR based Productive MBIST Architecutre for VLSI;2022 Second International Conference on Advanced Technologies in Intelligent Control, Environment, Computing & Communication Engineering (ICATIECE);2022-12-16

2. Research on Low Power BIST Based on LFSR Reseeding;Academic Journal of Science and Technology;2022-10-28

3. Memory-Efficient LFSR Encoding and Weightage Driven Bit Transition for Improved Fault Coverage;IETE Journal of Research;2021-08-04

4. Low Transition Dual LFSR for Low Power Testing;Lecture Notes in Networks and Systems;2020-09-25

5. LFSR Reseeding-Oriented Low-Power Test-Compression Architecture for Scan Designs;Journal of Electronic Testing;2018-10-29