Publisher
Institution of Engineering and Technology (IET)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science
Reference16 articles.
1. Improving processor performance by simplifying and bypassing trivial computations
2. A universal algorithm for sequential data compression
3. Hennessy, J., and Patterson, D.: ‘Computer architecture: a quantitative approach’, (Morgan Kauffman, San Francisco, CA 1990, 1996, 2003)
4. Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. PTTS: Power-aware tensor cores using two-sided sparsity;Journal of Parallel and Distributed Computing;2023-03
2. Sparsity-aware Power Gating for Tensor Cores;2021 IEEE 33rd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD);2021-10
3. Reducing Energy in GPGPUs through Approximate Trivial Bypassing;ACM Transactions on Embedded Computing Systems;2021-03-31
4. Trivial Bypassing in GPGPUs;IEEE Embedded Systems Letters;2021-03
5. Approximate trivial instructions;Proceedings of the 17th ACM International Conference on Computing Frontiers;2020-05-11