A 32 GSps multiplexer with 1 kbit memory for arbitrary signal generation for testing digital‐to‐analogue converters-Reference-Cited by-同舟云学术

A 32 GSps multiplexer with 1 kbit memory for arbitrary signal generation for testing digital‐to‐analogue converters

Published:2014-11 Issue:6 Volume:8 Page:459-468
ISSN:1751-858X
Container-title:IET Circuits, Devices & Systems
language:en
Short-container-title:IET Circuits, Devices & Systems

Author:

Khafaji Mahdi¹,Carta Corrado¹,Tittelbach‐Helmrich Klaus²,Micusik Daniel²,Fischer Gunter²,Scheytt Johann Christoph³,Ellinger Frank¹

Affiliation:

1. Chair for Circuit Design and Network TheoryTechnische Universität Dresden01062DresdenGermany

2. IHP MicroelectronicsIm Technologiepark 2515236Frankfurt (Oder)Germany

3. Circuits and System Technology DepartmentHeinz Nixdorf InstituteUniversity Paderborn33102PaderbornGermany

Publisher

Institution of Engineering and Technology (IET)

Subject

Electrical and Electronic Engineering,Control and Systems Engineering

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1049/iet-cds.2013.0333

Reference24 articles.

1. Schvan P. Pollex D. Bellingrath T.: ‘A 22GS/s 6b DAC with integrated digital ramp generator’.IEEE Int. Solid‐State Circuits Conf. Digest of Technical Papers ISSCC 2005 pp.122–588

2. Baranauskas D. Zelenin D.: ‘A 0.36 W 6b up to 20 GS/s DAC for UWB wave formation’.IEEE Int. Solid‐State Circuits Conf. Digest of Technical Papers ISSCC 2006 pp.2380–2389

3. Greshishchev Y.M. Pollex D. Wang S.C. et al.: ‘A 56GS/S 6b DAC in 65 nm CMOS with 256 × 6b memory’.IEEE Int. Solid‐State Circuits Conf. Digest of Technical Papers ISSCC 2011 pp.194–196

4. Ellermeyer T. Mullrich J. Rupeter J. Langenhagen H. Bielik A. Moller M.: ‘DA and AD converters for 25 GS/s and above’.Digest of the IEEE/LEOS Summer Topical Meetings 2008 pp.117–118

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Fully-Adjustable Test Signal Generation Module with Multi-Functional Outputs;2023 IEEE 16th International Conference on Electronic Measurement & Instruments (ICEMI);2023-08-09

2. Variation Aware Design of 50-Gbit/s, 5.027-fJ/bit Serializer Using Latency Combined Mux-Dual Latch for Inter-Chip Communication;IEEE Transactions on Circuits and Systems I: Regular Papers;2019-03