1. Mantooth, H.A., and Fiegenbaum, M.: ‘Modeling with an analog hardware description language’, (Kluwer Academic Publishers, Norwell, MA 1995)
2. Vlach, M.: ‘Piecewise linear methods for analyzing large hierarchical networks’, 1984, PhD, University of Waterloo Chapter 6, Hierarchical system description language
3. 1076.1-1999: ‘IEEE standard VHDL analog and mixed-signal extensions language reference manual’ (IEEE Press, ISBN 0-7381-1640-8), 1999
4. Accellera: ‘Verilog-AMS language reference manual – analog & mixed-signal extensions to Verilog HDL’. Version 2.2, November 2004, http://www.eda.org/verilog-ams
5. Fitzpatrick, D., and Miller, I.: ‘Analog behavioral modeling with Verilog-A’, (Kluwer Academic Publishers, Norwell, MA 1997)