Author:
Plessas F.,Alexandropoulos A.,Koutsomitsos S.,Davrazos E.,Birbas M.
Publisher
Institution of Engineering and Technology (IET)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference15 articles.
1. A 1.8 V 700 Mb/s/pin 512 Mb DDR-II SDRAM with on-die termination and off-chip driver calibration
2. A 1-gb/s/pin 512-mb ddrii sdram using a digital dll and a slew-rate-controlled output buffer
3. An 8.1-ns Column-Access 1.6-Gb/s/pin DDR3 SDRAM With an 8:4 Multiplexed Data-Transfer Scheme
4. Kizer, J.M., Doraiswamy, S., and Lau, B.: ‘Strobe masking in a signaling system having multiple clock domains’, United States, (7,543,172 B2)
5. Korger, P., and Moss, R.: ‘Method and apparatus for calibrating DQS qualification in a memory controller’, United States, (6,600,681)