1. Reducing I‐cache energy of multimedia applications through low cost tag comparison elimination;Zhang Y.;J. Embedded Comput.,2005
2. A tag cache architecture;Subha S.;J. Comput. Eng.,2013
3. An efficient low power L2 cache architecture using pre‐computation logic and bloom filter;Gopinath M.;Int. J. Emerging Res. Manage. Technol.,2014
4. Park H. Yoo S. Lee S.: ‘A novel tag access scheme for low power L2 cache’.Proc. of the Design Automation and Test in Europe Conf. and Exhibition 2011 pp.655–660
5. Cong J. Gururaj K. Huang H. et al.: ‘An energy‐efficient adaptive hybrid cache’.Int. Symp. on Low Power Electronics and Design (ISLPED) 1–3 August2011 pp.67–72