Mapping application‐specific topology to mesh topology with reconfigurable switches-Reference-Cited by-同舟云学术

Mapping application‐specific topology to mesh topology with reconfigurable switches

Published:2019-09-05 Issue:1 Volume:14 Page:9-16
ISSN:1751-8601
Container-title:IET Computers & Digital Techniques
language:en
Short-container-title:IET Computers & Digital Techniques

Author:

Kullu Pinar¹²^ORCID,Ar Yilmaz¹,Tosun Suleyman²,Ozdemir Suat³

Affiliation:

1. Department of Computer EngineeringAnkara UniversityAnkaraTurkey

2. Department of Computer EngineeringHacettepe UniversityAnkaraTurkey

3. Department of Computer EngineeringGazi UniversityAnkaraTurkey

Funder

Türkiye Bilimsel ve Teknolojik Araştirma Kurumu

Publisher

Institution of Engineering and Technology (IET)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1049/iet-cdt.2018.5202

Reference32 articles.

1. An interconnection architecture for network-on-chip systems

2. Fault‐tolerant topology generation method for application‐specific network‐on‐chips;Tosun S.;IEEE Trans. Comput.‐Aided Des. Integr. Circuits Syst.,2015

3. Pan S.J. Cheng K.T.: ‘A framework for system reliability analysis considering both system error tolerance and component test quality’.Proc. of the Conf. on Design Automation and Test in Europe. Nice France (EDA Consortium) 2007 pp.1581–1586

4. Constantinides K. Plaza S. Blome J. et al.: ‘Bulletproof: a defect‐tolerant CMP switch architecture’.The Twelfth Int. Symp. on High‐Performance Computer Architecture 2006 Austin TX USA 2006 pp.5–16

5. Hu J. Marculescu R.: ‘Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures’.2003 Design Automation and Test in Europe Conf. and Exhibition Munich Germany 2003 pp.688–693

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Discrete Firefly Algorithm for Optimizing Topology Generation and Core Mapping of Network-on-Chip;Intelligent Automation & Soft Computing;2022

2. Power efficient network selector placement in control plane of multiple networks-on-chip;The Journal of Supercomputing;2021-10-25