Customised soft processor design: a compromise between architecture description languages and parameterisable processors-Reference-Cited by-同舟云学术

Customised soft processor design: a compromise between architecture description languages and parameterisable processors

Author:

Vakili Shervin¹,Langlois J.M. Pierre¹,Bois Guy¹

Affiliation:

1. Department of Computer EngineeringÉcole Polytechnique de MontréalMontrealCanada

Funder

Fonds Québécois de la Recherche sur la Nature et les Technologies

Publisher

Institution of Engineering and Technology (IET)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

Reference22 articles.

1. Embedded systems survey: Who uses custom chips;Turley J.;Embedded Syst. Program.,2005

3. Jain M.K. Balakrishnan M. Kumar A.: ‘ASIP design methodologies: survey and issues’.Proc. Int. Conf. VLSI Design January2001 pp.76–81

4. Exploration and customization of FPGA‐based soft processors;Yiannacouras P.;IEEE Trans. Comput.‐Aided Des. Integr. Circuits Syst.,2007

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Hardware Scheduler Implementation based on Replicated Resource Architecture for Reconfigurable Systems;Proceedings of the 2019 3rd International Symposium on Computer Science and Intelligent Control;2019-09-25

3. Exploiting Configuration Dependencies for Rapid Area-efficient Customization of Soft-core Processors;Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems;2016-05-23