Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication-Reference-Cited by-同舟云学术

Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication

Published:2020-12-09 Issue:1 Volume:15 Page:12-19
ISSN:1751-8601
Container-title:IET Computers & Digital Techniques
language:en
Short-container-title:IET Computers & Digital Techniques

Author:

L. Hemanth Krishna¹,M. Neeharika²,Janjirala Vishvanath³,Veeramachaneni Sreehari³,Mahammad S Noor²^ORCID

Affiliation:

1. Department of Electronics and Communication Engineering Gayatri College of Engineering Andhra Pradesh India

2. Department of CSE. Indian Institute of Information Technology Design and Manufacturing (IIITDM) Kancheepuram Chennai Tamil Nadu India

3. Department of Electronics and Communication Engineering Gokaraju Rangaraju Institute of Engineering and Technology Hyderabad Telangana India

Publisher

Institution of Engineering and Technology (IET)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1049/cdt2.12002

Reference15 articles.

1. Swartzlander E.E.: A review of large parallel counter designs. In: IEEE Computer Society Annual Symposium on VLSI pp. 89–98 (2004)

2. Veeramachaneni S. Lingamneni A. Krishna M.K. Srinivas M.B.: Novel archi‐tectures for efficient (m n) parallel counters'. In: Proceedings of the 17th ACM Great Lakes Symposium on VLSI. GLSVLSI '07 New York NY: ACM pp. 188–191 (2007)

3. Gu J. Chang C.H.: Ultra low voltage low power 4‐2 compressor for high speed multiplications. In: Proceedings of the 2003 International Symposium on Circuits and Systems. ISCAS '03 vol. 5 pp. V–V (2003)

4. Chowdhury S.R. et al.: Design simulation and testing of a high speed low power 15‐4 compressor for high speed multiplication applica‐tions. In: First International Conference on Emerging Trends in Engineering and Technology pp. 434–438 (2008)

5. Marimuthu R. et al.: Design of high speed and low power 15‐4 compressor. In: International Conference on Communication and Signal Processing pp. 533–536 (2013)

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Exact Computing Multiplier Design using 5-to-3 Counters for Image Processing;International Journal of Electrical and Electronics Research;2024-04-30

2. Precise Multiplier Design using Novel 4:2 Compressor;2023 International Conference on Computer, Electronics & Electrical Engineering & their Applications (IC2E3);2023-06-08

3. Delay-Efficient Vedic Multiplier Design Using 4:3 Counter for Complex Multiplication;Lecture Notes in Electrical Engineering;2023

4. Voltage over‐scaling CNT‐based 8‐bit multiplier by high‐efficient GDI‐based counters;IET Computers & Digital Techniques;2022-11-28

5. Design of High speed Multiplier using Input Scrambled 5-3 compressor for Error Tolerant image processing;Journal of Physics: Conference Series;2022-09-01