1. Birtwhistle, G.: Davis, A.: Asynchronous Digital Circuit Design, Springer London, 1995
2. Van Berkel, K.: Burgess, R.: Kessels, J.L.W.: Peeters, A.: Roncken, M.: Schalij, F.: A fully asynchronous low-power error corrector for the DCC player, IEEE J. Solid-State Circuits, vol. 29, Dec. 1994. - P. 1429-1439
3. Uygur, G.: Sattler, S.M.: A Real-World Model of Partially Defined Logic. 12th International Workshop on Boolean Problems 2016, Freiberg
4. Mokhov, A.: Khomenko, V.: Sokolov, D.: Yakovlev, A.: On Dual- Rail Control Logic for Enhanced Circuit Robustness, ACSD '12 Proceedings of the 2012, 12th International Conference on Application of Concurrency to System Design, Pages 112-121, June 27 - 29, 2012, IEEE Computer Society Washington, DC, USA
5. Shirvani, P.: Mitra, S.: Ebergen, J.: Roncken,M.: DUDES: a fault abstraction and collapsing framework for asynchronous circuits, in Advanced Research in Asynchronous Circuits and Systems (ASYNC), Proceedings, Sixth International Symposium on, 2000, pp. 73-82