Author:
Yao Jinye,Guo Shihao,Wang Li,Shang Min,Chen Xiangxu,Ma Haoran,Wang Yunpeng,Chen Jun,Ma Haitao
Reference50 articles.
1. 3D chip stacking with through silicon-vias (TSVs) for vertical interconnect and underfill dispensing;F Le;J MICROMECH MICROENG,2017
2. Energy Release Rate Estimation for Through Silicon Vias in 3-D IC Integration;C H M;IEEE Transactions on Components, Packaging and Manufacturing Technology,2014
3. Recent Advances and Trends in Advanced Packaging;H L J;IEEE Transactions on Components, Packaging and Manufacturing Technology,2022
4. Mechanical reliability of self-aligned chip assembly after reflow soldering process;M N Ali Mokhtar;SOLDER SURF MT TECH,2021