1. Test of RAM-Based FPGA:Methodology and Application to the Interconnect;M Renovell;15th IEEE VLSI Test Symposium,1997
2. Low Power High Performance ROM Design on FPGA using LVDCI I/O Standard;Rishita Saini;IEEE,2014
3. HSTL I/O Standard Based Environment Friendly Energy Efficient ROM Design on FPGA;Meenakshi Bansal;IEEE 2nd International Conference on Computing for Sustainable Global Development (INDIACom) 2015, Inspec Accession Number: 15110140 Pages
4. SSTL I/O Standard Based Environment Friendly Energy Efficient ROM Design on FPGA;Bishwajeet Pandey;IEEE 3rd International Symposium on Environmental Friendly Energies and Applications (EFEA) 2014
5. LVTTL I/O Standard Based Environment Friendly Energy Efficient ROM Design on FPGA;Anjan Lumar;IEEE International Conference on Computational Intelligence and Communication Networks (CICN)2015.Pages