Affiliation:
1. Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan
Abstract
This paper presents efficient low-power compact hardware designs for common image processing functions including the median filter, smoothing filter, motion blurring, emboss filter, sharpening, Sobel, Roberts, and Canny edge detection. The designs were described in Verilog HDL. Xilinx ISE design suite was used for code simulation, synthesis, implementation, and chip programming. The designs were all evaluated in terms of speed, area (number of LUTs and registers), and power consumption. Post placement and routing (Post-PAR) results show that they need very small area and consume very little power while achieving good frame per second rate even for HDTV high resolution frames. This makes them suitable for real-time applications with stringent area and power budgets.
Reference32 articles.
1. High performance implementation of texture features extraction algorithms using FPGA architecture
2. Al-Khaleel, O., Al-Khaleel, M., Al-QudahJ, Z., Papachristou, C. A., Mhaidat, K., & Wolff, F. (2011). Fast binary/decimal adder/subtractor with a novel correction-free BCD addition. The 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS). IEEE.
3. Al-Khaleel, O., Idris, A., Mhaidat, K., & Aljarrah, I. (2013). FPGA-Based Features Extraction Unit for Arabic Characters. The 4th International Conference on Information and Communication Systems. Irbid, Jordan.
4. Al-Khaleel, O., Tulic, N., & Mhaidat, K. (2012). FPGA implementation of binary coded decimal digit adders and multipliers. The 8th International Symposium on Mechatronics and its Applications (ISMA). IEEE.
5. Implementing image processing algorithms in FPGA hardware
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献