Affiliation:
1. Jain University, India
Abstract
This chapter explores model, design, and application-specific integrated circuit (ASIC) implementation to optimize turbo decoder using standard cell library of complementary metal oxide semiconductor (CMOS). Various constraints like channel noise, iteration, and frame length performance are analyzed and estimated through reference models. Register transfer language (RTL) model for encoder and decoder are simulated and synthesized by hardware description language (HDL). The ASIC implementation with various performance parameters like power and speed are considered to evaluate the proposed algorithm on decoder blocks. In the proposed low power turbo decoder, novel techniques like clock gating and adaptable iteration methods are used. This work proved the energy efficiency through elimination of unwanted iteration and early stopping mechanism. The results are compared with other competent researches and show that power dissipation is reduced by 34% with adaptable data rates for LTE standard wireless applications.
Reference41 articles.
1. Aziz, Abdel-Kader, & Youssef. (2011). Implementation of a Smart and Power Efficient Turbo Decoder Using SDR algorithm. IEEE.
2. Optimal Bitrate Allocation in the Scalable HEVC Extension for the Deployment of UHD Services
3. An asynchronous data-path design for viterbi decoder.;Z.Bing;7th International Conference on Solid-State and Integrated Circuits Technology,2004
4. BroichM. (2014). Optimal Data Path Widths for Energy- and Area efficient Max-Log-MAP Based LTE Turbo Decoders. IEEE.
5. 5th generation mobile networks: A new opportunity for the convergence of mobile broadband and broadcast services