Affiliation:
1. University of Rostock, Germany
Abstract
With the progress of deep submicron technology, power consumption and temperature-related issues have become dominant factors for chip design. Therefore, very large-scale integrated systems like Systems-on-Chip (SoCs) are exposed to an increasing thermal stress. On the one hand, this necessitates effective mechanisms for thermal management and task mapping. On the other hand, application of according thermal-aware approaches is accompanied by disturbance of system integrity and degradation of system performance. In this chapter, a method to predict and proactively manage the on-chip temperature distribution of systems based on Networks-on-Chip (NoCs) is proposed. Thereby, traditional reactive approaches for thermal management and task mapping can be replaced. This results in shorter response times for the application of management measures and therefore in a reduction of temperature and thermal imbalances and causes less impairment of system performance. The systematic analysis of simulations conducted for NoC sizes up to 4x4 proves that under certain conditions the proactive approach is able to mitigate the negative impact of thermal management on system performance while still improving the on-chip temperature profile. Similar effects can be observed for proactive thermal-aware task mapping at system runtime allowing for the consideration of prospective thermal conditions during the mapping process.
Reference29 articles.
1. Accellera. (2006). Retrieved January 19, 2012, from Core SystemC Language 2.2: http://www.accellera.org/downloads/standards/systemc/
2. Accellera. (2009). SystemC Transaction-Level Modeling Library 2.0.1. Retrieved January 19, 2012, from http://www.accellera.org/downloads/standards/systemc/
3. Accellera. (2010). SystemC Analog Mixed Signal Extensions 1.0. Retrieved January 19, 2012, from http://www.accellera.org/downloads/standards/systemc/
4. An event-based monitoring service for networks on chip
5. Ciordas, C., Goossens, K., Radulescu, A., & Basten, T. (2006). NoC Monitoring: Impact on the Design Flow. IEEE International Symposium on Circuits and Systems (pp. 1981-1984). IEEE.