Software-Based Self-Test for Reliable Applications in Railway Systems-Reference-Cited by-同舟云学术

Software-Based Self-Test for Reliable Applications in Railway Systems

Published:2012 Issue: Volume: Page:198-220
ISSN:
Container-title:Railway Safety, Reliability, and Security
language:
Short-container-title:

Author:

Benso Alfredo¹,Di Carlo Stefano¹,Savino Alessandro¹

Affiliation:

1. Politecnico di Torino, Italy

Abstract

The very strict safety standards, which must be guaranteed in a railway system, make the testing of all electronic components a unique and challenging case study. Software-based self-test represents a very attractive test solution to cope with the problem of on-line and off-line testing of microprocessor-based systems. It makes it possible to deeply test hardware components without introducing extra hardware and stressing the system in its operational condition. This chapter overviews the basic principles of software-based self-test techniques, focusing on a set of best practices to be applied in writing, verifying and computing the final test coverage of high-quality test programs for railway systems.

Publisher

IGI Global

Reference33 articles.

1. Almukhaizim, S., Petrov, P., & Orailoglu, A. (2001). Low-Cost, Software-Based Self-Test Methodologies for Performance Faults in Processor Control Subsystems. In IEEE Conference on Custom Integrated Circuits (pp. 263–266). San Diego, CA, USA: IEEE Computer Society Publications.

2. Alpe, S., Di Carlo, S., Prinetto, P., & Savino, A. (2008) Applying march tests to k-way set-associative cache memories. In 13th IEEE European Test Symposium (pp. 77–83). Verbania, Italy: IEEE Computer Society Publications.

3. Software-Based Self-Testing of Symmetric Shared-Memory Multiprocessors

4. Bayraktaroglu, I., Hunt, J., & Watkins, D. (2006). Cache resident functional microprocessor testing: Avoiding high speed IO issues. In IEEE International Test Conference (pp. 1-7), Austin, TX, USA: IEEE Computer Society Publications.

5. Benso, A., Bosio, A., Prinetto, P., & Savino, A. (2006). An on-line software-based self-test framework for microprocessor cores. In International Conference on Design and Test of Integrated Systems in Nanoscale Technology (pp. 394–399). Tunis, Tunis: IEEE Computer Society Publications.

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Integrating Online Safety-related Memory Tests in Multicore Real-Time Systems;2020 IEEE Real-Time Systems Symposium (RTSS);2020-12

2. A Functional Approach for Testing the Reorder Buffer Memory;Journal of Electronic Testing;2014-06-15