1. Algotronix Ltd. (1998-2007). Algotronix. Retrieved from http://www.algotronix.com/index_flash.html
2. EGRA: A Coarse Grained Reconfigurable Architectural Template. IEEE Transactions on Very Large Scale Integration (VLSI);G.Ansaloni;Systems,2011
3. Atak, O., & Atalar, A. (2012). BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, PP(99), 1-10.
4. High-Performance Heterogeneous Computing with the Convey HC-1
5. Baxter, R., Booth, S., Bull, M., Cawood, G., Perry, J., & Parsons, M. … Genest, G. (2007). Maxwell - a 64 FPGA Supercomputer. In Second NASA/ESA Conference on Adaptive Hardware and Systems (pp.287-294). Washington, DC: IEEE Computer Society.