Affiliation:
1. Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, India
2. Sri Venkateswara College of Engineering, India
Abstract
With different constraint length (K), time scale, and code rate, modified MAP (maximum a posteriori) decoder architecture using folding technique, which has a linear life time chart, is developed, and dedicated turbo codes will be placed in a network-on-chip for various wireless applications. Folded techniques mitigated the number of latches used in interleaving and deinterleaving unit by adopting forward and backward resource utilizing method to M-2, where M is the number of rows and end-to-end delay get reduced to 2M. By replacing conventional full adder by high speed adder using 2 x 1 multiplexer to calculate the forward state metrics and reverse state metrics will minimize the power consumption utilization in an effective manner. In s similar way, CORDIC (Coordinated ROtation DIgital Computer) algorithm is used to calculate the LLR value and confer a highly precise value with less computational complexity by means of only shifting and adding methods.
Reference15 articles.
1. Kumar & Kumar. (n.d.). A Comparative Study on Folded Cascode Amplifier Circuits in 0.35µm CMOS Technology. Academic Press.
2. Low-Power Memory-Reduced Traceback MAP Decoding for Double-Binary Convolutional Turbo Decoder
3. Lu, McCanny, & Sezer. (2011). Generic Low-Latency NoC Router Architecture for FPGA Computing Systems. 2011 21st International Conference on Field Programmable Logic and Applications.
4. Meher, P. K., Valls, J., & Juang, T.-B. (2009). 50 years of cordic: algorithms, architectures, and applications. IEEE Transactions on Circuits an Systems, 56(9).
5. FPGA based Network-on-Chip Designing Aspects;S. S.Mehra;National Conference on Advanced Computing and Communication Technology, ACCT-10