Affiliation:
1. INESC-ID, Instituto Superior de Engenharia de Lisboa, Instituto Politécnico de Lisboa, Portugal
Abstract
Field-programmable gate arrays (FPGAs) are integrated circuits whose logic and their interconnections are configurable. These devices are field-programmable, that is, they can be configured by the hardware designer without any intervention of the manufacturer. Most FPGAs can be reprogrammed as many times as we want with a vast variety of digital circuits. Some recent FPGA families are system-on-chips (SoC) with one or more microprocessor cores, memory, cache, and reconfigurable logic allowing the implementation of complex hardware/software systems in a single programmable device. This article focuses on the architecture of FPGAs, including the so called SoC FPGA. It explains the main blocks of the FPGA, how they have evolved along the last decades and the perspectives of next generation FPGAs. It also describes some applicability areas and how its architecture have evolved to adapt to some of these target markets.
Reference33 articles.
1. Routing architectures for hierarchical field programmable gate arrays
2. The effect of LUT and cluster size on deep-submicron FPGA performance and density
3. The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Transactions on Very Large Scale Integration (VLSI);E.Ahmed;Systems,2004
4. Altera Corporation. (2002). Excalibur device overview DS-EXCARM-2.0. Author.
5. Altera Corporation. (2003). FLEX 10K embedded programmable logic device family, DS-F10K-4.2. http://www.altera.com/literature/ds/dsf10k.pdf