1. Akhtar, S. (2007). VHDL Implementation Of Fast Nxn Multiplier Based On Vedic Mathematic. Academic Press.
2. Bhaskar, R., Hegde, G., & Vaya, P. R. (2011). An efficient hardware model for RSA Encryption system using Vedic mathematics. International Conference on Communication Technology and System Design 2011 (pp. 124 - 128). Procedia Technologies, Sciverse ScienceDirect, Elsevier.
3. Dani, S. G. (n.d.). Vedic Maths: Facts and myths. Digital Multiplier Architecture using UrdhvaTiryakbhyam Sutra of Vedic Mathematics.