Affiliation:
1. Universidad del País Vasco/Euskal Herriko Unibertsitatea (UPV/EHU), Spain
Abstract
This chapter describes two decades of evolution of electronic hardware for fuzzy computing, and discusses the new trends and challenges that are currently being faced in this field. Firstly the authors analyze the main design approaches performed since first fuzzy chip designs were published and until the consolidation of reconfigurable hardware: the digital approach and the analog approach. Secondly, the evolution of fuzzy hardware based on reconfigurable devices, from traditional field programmable gate arrays to complex system-on-programmable chip solutions, is described and its relationship with the scalability issue is explained. The reconfigurable approach is completed by analyzing a cutting edge design methodology known as dynamic partial reconfiguration and by reviewing some evolvable fuzzy hardware designs. Lastly, regarding fuzzy data-mining processing, the main proposals to speed up data-mining workloads are presented: multiprocessor architectures, reconfigurable hardware, and high performance reconfigurable computing.
Reference103 articles.
1. Parallel mining of association rules
2. Altera Corporation. (2002). Excalibur device overview (ver 2.0, May 2002), data sheet. Retrieved December 1, 2008, from http://www.altera.com/literature/ds/ds_arm.pdf
3. Altera Corporation. (2008). NIOS II processor reference handbook (ver 8.1, Nov 2008). Retrieved December 1, 2008, from http://www.altera.com/literature/lit_nio2.jsp
4. Amdahl, G. M. (1967). Validity of the single processor approach to achieving large scale computing capabilities. In Proceedings of the AFIPS spring joint computer conference (Vol. 30, pp. 483-485).
5. A mixed-signal current-mode fuzzy logic controller
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献