Affiliation:
1. University of Turku, Finland
Abstract
The authors introduce a machine learning approach based on parallel online regularized least-squares learning algorithm for parallel embedded hardware platforms. The system is suitable for use in real-time adaptive systems. Firstly, the system can learn in online fashion, a property required in real-life applications of embedded machine learning systems. Secondly, to guarantee real-time response in embedded multi-core computer architectures, the learning system is parallelized and able to operate with a limited amount of computational and memory resources. Thirdly, the system can predict several labels simultaneously. The authors evaluate the performance of the algorithm from three different perspectives. The prediction performance is evaluated on a hand-written digit recognition task. The computational speed is measured from 1 thread to 4 threads, in a quad-core platform. As a promising unconventional multi-core architecture, Network-on-Chip platform is studied for the algorithm. The authors construct a NoC consisting of a 4x4 mesh. The machine learning algorithm is implemented in this platform with up to 16 threads. It is shown that the memory consumption and cache efficiency can be considerably improved by optimizing the cache behavior of the system. The authors’ results provide a guideline for designing future embedded multi-core machine learning devices.
Reference29 articles.
1. Large scale online learning;L.Bottou;Advances in neural information processing systems,2004
2. Map-reduce for machine learning on multicore;C.-T.Chu;Advances in neural information processing systems,2007
3. Dally, W. J., & Towles, B. (2001). Route packets, not wires: on-chip inteconnection networks. In Proceedings of the 38th Conference on Design Automation (pp. 684-689).
4. Do, T.-N., Nguyen, V.-H., & Poulet, F. (2008). Speed up SVM algorithm for massive classification tasks. In C. Tang, C. X. Ling, X. Zhou, N. Cercone, & X. Li (Eds.), Proceedings of the 4th International Conference on Advanced Data Mining and Applications (LNCS 5139, pp. 147-157).
5. Farabet, C., Poulet, C., & LeCun, Y. (2009). An FPGA-based stream processor for embedded real-time vision with convolutional networks. In Proceedings of the Fifth IEEE Workshop on Embedded Computer Vision (pp. 878-885).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献