A Survey of FPGA Dynamic Reconfiguration Design Methodology and Applications

Author:

Liu Ming1,Lu Zhonghai2,Kuehn Wolfgang3,Jantsch Axel2

Affiliation:

1. Justus-Liebig-Universität Giessen, Germany, and Royal Institute of Technology, Sweden

2. Royal Institute of Technology, Sweden

3. Justus-Liebig-Universität Giessen, Germany

Abstract

FPGA Dynamic Partial Reconfiguration (DPR or PR) technology has emerged and become gradually mature in the recent years. It provides the Time-Division Multiplexing (TDM) capability in utilizing on-chip resources and leads to significant benefits in comparison with conventional static designs. However, the partially reconfigurable design process features additional complexity and technical requirements to the FPGA developers. Hence, PR design approaches are being widely explored and investigated to systematize the development methodology and ease the designers. In this paper, the authors collect several research and engineering projects in this area and present a survey of the design methodology and applications of PR. Research aspects are discussed in various hardware/software layers.

Publisher

IGI Global

Subject

General Computer Science

Reference77 articles.

1. Efficient architectures for 3D HWT using dynamic partial reconfiguration

2. Ahmad, B., Erdogan, A. T., & Khawam, S. (2006). Architecture of a dynamically reconfigurable NoC for adaptive reconfigurable MPSoC. In Proceedings of the First NASA/ESA Conference on Adaptive Hardware and Systems (pp. 405-411).

3. FPGA based distributed self healing architecture for reusable systems

4. Altera Inc. (2010). Increasing design functionality with partial and dynamic reconfiguration in 28-nm FPGAs (Report No. WP-01137-1.0). San Jose, CA: Author.

5. Dynamic reconfiguration architectures for multi-context FPGAs.;Y.Birk;International Journal of Computers and Electrical Engineering,2009

Cited by 3 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. A Review of the Scopes and Challenges of the Modern Real-Time Operating Systems;International Journal of Embedded and Real-Time Communication Systems;2018-01

2. Design automation for application-specific on-chip interconnects: A survey;Integration;2016-01

3. Low-Latency, Small-Area FPGA Implementation of the Advanced Encryption Standard Algorithm;International Journal of Distributed Systems and Technologies;2013-01

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3