Embedded System Verification Using Formal Model an Approach Based on the Combined Use of UML and Maude Language

Abstract

The approach proposed in this article presents a formal verification of embedded systems. The method relies on an automated modeling and code generation based on the systems' behavior. The key concept is the combined use of a subset of UML behavior diagrams extended with timing annotations (Real-Time Statechart and Real-Time Collaboration diagrams) for system modeling and the Maude language for verification. First, UML modeling tools are developed. Then, an automatic generation of equivalent Maude specification is performed. The approach is based on code generation. This is why it is possible to use an available model checking tool to verify certain timed properties represented in Linear Temporal Logic (LTL). The meta-modeling tool ATOM3 is used. A case study is presented to illustrate the feasibility of the approach.