An Improved Unified AES Implementation Using FPGA
Author:
Affiliation:
1. National Institute of Technology, Kurukshetra, India
Abstract
Encryption is an essential process in electronic data transmission because it securely protects the data from unauthorized access. In this digital era, information and its security are of great concern with technology advancements. As we have entered into 5G technology that targets end-to-end security and speed to communicate with intelligent devices. These devices and systems need an AES module having both the operation as encryption and decryption in a single module to communicate in duplex mode to access the information in a real-time environment. This article has architecture of a unified module with modified round operation and has been implemented on Virtex-7 FPGA platform. Mix column adds vertical alteration in the algorithm and this design has managed the utilization of Mix column block to make an optimized AES algorithm. The unified AES has achieved a maximum frequency of 290.3MHz and resource utilization of 9416 slice LUTs design, including some modification in traditional AES, resulting in less resource utilization and high throughput.
Publisher
IGI Global
Subject
General Computer Science
Reference30 articles.
1. Design of AES S-box using combinational logic optimization.;N.Ahmad;Proceedings of the IEEE Symposium on Industrial Electronics and Applications (ISIEA),2010
2. Efficient integrated AES crypto-processor architecture for 8-bit stream cipher.;N.Ahmad;Electronics Letters,2012
3. Chen, S., Hu, W., & Li, Z. (2019). High Performance Data Encryption with AES Implementation on FPGA. In Proceedings of the 2019 IEEE 5th Intl Conference on Big Data Security on Cloud (Big Data Security), IEEE Intl Conference on High Performance and Smart Computing, (HPSC) and IEEE Intl Conference on Intelligent Data and Security (IDS). IEEE.
4. Chou, Y., & Lu, S. L. (2019). A High Performance, Low Energy, Compact Masked 128-Bit AES in 22nm CMOS Technology. In Proceedings of the 2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT). IEEE.
5. Daemen, J., & Rijmen, V. (2000). The Block Cipher Rijndael. In Smart Card Research and Applications. CARDIS 1998. Lecture Notes in Computer Science. Springer.
1.学者识别学者识别
2.学术分析学术分析
3.人才评估人才评估
"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370
www.globalauthorid.com
TOP
Copyright © 2019-2024 北京同舟云网络信息技术有限公司 京公网安备11010802033243号 京ICP备18003416号-3