Abstract
Abstract
The true-differential superconductor on-chip amplifier has complementary outputs that float with respect to chip ground. This improves signal integrity and compatibility with the receiving semiconductor stage. Both source-terminated and non-source-terminated designs producing 4 mV demonstrated rejection of a large common mode interference in the package. Measured margins are ±8.5% on the output bias, and ±28% on AC clock amplitude. Waveforms and eye diagrams are taken at 2.9–10 Gb
s
−
1
. Direct measurement of bit-error rates are better than the resolution limit of
1
×
10
−
12
at 2.9 Gb
s
−
1
, and better than
1
×
10
−
9
at 10 Gb
s
−
1
.
Subject
Materials Chemistry,Electrical and Electronic Engineering,Metals and Alloys,Condensed Matter Physics,Ceramics and Composites
Reference16 articles.
1. Demonstration of superconducting memory for an RQL CPU;Burnett,2018
2. MANA: a monolithic adiabatic integration architecture microprocessor using 1.4-zJ/op unshunted superconductor Josephson junction devices;Ayala;IEEE J. Solid-State Circuits,2020
3. Quantum computer control using novel, hybrid semiconductor-superconductor electronics;DeBenedictis,2019
4. Interconnect scheme for die-to-die and die-to-wafer-level heterogeneous integration for high-performance computing;Das,2019
5. Inductive isolation in stacked SQUID amplifiers;Herr;IEEE Trans. Appl. Supercond.,2007
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献