Ultimate low leakage and EOT of high-κ dielectric using transferred metal electrode

Author:

Dang Weiqi,Lu Zheyi,Zhao Bei,Li BoORCID,Li Jia,Zhang Hongmei,Song Rong,Hossain MongurORCID,Le Zhikai,Liu Yuan,Duan XidongORCID

Abstract

Abstract The increase of gate leakage current when the gate dielectric layer is thinned is a key issue for device scalability. For scaling down the integrated circuits, a thin gate dielectric layer with a low leakage current is essential. Currently, changing the dielectric layer material or enhancing the surface contact between the gate dielectric and the channel material is the most common way to reduce gate leakage current in devices. Herein, we report a technique of enhancing the surface contact between the gate dielectric and the metal electrode, that is constructing an Au/Al2O3/Si metal–oxide–semiconductor device by replacing the typical evaporated electrode/dielectric layer contact with a transferred electrode/high-κ dielectric layer contact. The contact with a mild, non-invasive interface can ensure the intrinsic insulation of the dielectric layer. By applying 2–40 nm Al2O3 as the dielectric layer, the current density–electrical field (JE) measurement reveals that the dielectric leakage generated by the transferred electrode is less than that obtained by the typical evaporated electrode with a ratio of 0.3 × 101 ∼ 5 × 106 at V bias = 1 V. Furthermore, at J = 1 mA cm−2, the withstand voltage can be raised by 100–102 times over that of an evaporated electrode. The capacitance–voltage (CV) test shows that the transferred metal electrode can efficiently scale the equivalent oxide layer thickness (EOT) to 1.58 nm, which is a relatively smaller value than the overall reported Si-based device’s EOT. This finding successfully illustrates that the transferred electrode/dielectric layer’s mild contact can balance the scaling of the gate dielectric layer with a minimal leakage current and constantly reduce the EOT. Our enhanced electrode/dielectric contact approach provides a straightforward and effective pathway for further scaling of devices in integrated circuits and significantly decreases the overall integrated circuit’s static power consumption (ICs).

Funder

National Natural Science Foundation of China

Publisher

IOP Publishing

Subject

Electrical and Electronic Engineering,Mechanical Engineering,Mechanics of Materials,General Materials Science,General Chemistry,Bioengineering

Reference37 articles.

1. Design of ion-implanted MOSFETs with very small physical dimensions;Dennard;IEEE J. Solid-State Circuits,1974

2. A perspective on today’s scaling challenges and possible future directions;Robert;Solid State Electron.,2018

3. Cramming more components onto integrated circuits;Moore;IEEE Solid-State Circuits Soc. Newslett.,1998

4. Moore’s law: the future of Si microelectronics;Thompson;Mater. Today,2006

5. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling;Kiinizuka,1999

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3