Author:
Jha Shankaranand,Kumar Ritesh,Choudhary Santosh Kumar
Abstract
Abstract
Scaling of bulk MOSFETs in nanometre regime has several disadvantages. The electrical behaviour of the devices doesn’t show the anticipated characteristics if scaling is done beyond certain point. But in order to have smaller devices with higher density on chips, it is necessary to avoid short channel effects (SCE) which lead to unexpected electrical features. One of the methods to avoid SCE is to have multi-gate architecture of MOSFET. This paper investigates the behaviour of double-gate MOSFETs with respect to the variation of their physical dimensions. The analyses have been done taking into notice the quantum mechanical effects due to dimensions in nanometre scale. The results obtained highlight how subthreshold and above threshold regions are impacted due to the various physical quantities that have been varied.
Reference17 articles.
1. Design of low power and area efficient 64 bits Shift Register using pulsed latches;Thota;Advances in Computational Sciences and Technology,2018
2. Enhanced VLSI Architecture of Partial Product Generator using Redundant Binary Modified Partial Product Generator Method;Ravichander;International Journal of Emerging Technologies in Engineering Research,2018
3. Development of a simulator for analyzing some performance parameters of nanoscale strained silicon MOSFET-based CMOS inverters;Kumar;Microelectronics Journal,2016
4. Strained silicon MOSFET technology;Hayt,2002
5. A simulation approach to improve photocurrent through a double-layer of the emitter in a-Si1-xCx/c-Si heterojunction solar cell;Muchahary;Superlattices and Microstructures,2020
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Nanowire-Based Si-CMOS Devices;Springer Tracts in Electrical and Electronics Engineering;2024