Abstract
Abstract
The feature size of CMOS transistors is shrinking as the semiconductor industry and technology advance. This phenomenon will have significant research implications for how to change device performance and maintain good performance. As a result, this paper completed a design and simulation of the CMOS process flow using TCAD. It was discovered through a qualitative analysis of the simulation results that the transfer and input characteristics of NMOS transistors decrease proportionally with the scale factor.
Subject
Computer Science Applications,History,Education
Reference11 articles.
1. Wafer level chip size packaging of a CMOS driver [J];Xiubo;Semiconductor technology,2017
2. Research on gate polysilicon process of 55nm CMOS image sensor [J];Haoyu;China integrated circuit,2017
3. A 77GHz broadband power amplifier based on 65nm CMOS technology [J];Zhongling;Electronic devices,2022