Author:
Cheng Yaoqing,Huang Wei,Hang Li,Qian Lingli,Zhang Wei
Abstract
Abstract
A process of failure analysis of a COMS chip damaged by Electro-Static Discharge (ESD) is presented. The method of the thermal image was used to locate the failure spot. To find out the root of the failure, the circuit principle and the layout of the chip were analyzed, and it was found that the layout design was not unreasonable. An ESD test was carried out to confirm the analysis. This work has reference significance for the failure analysis and reliability improvement of the integrated circuit product.
Subject
General Physics and Astronomy
Reference9 articles.
1. On-Chip HBM and HMM ESD Protection Design for RF Applications in 40-nm CMOS Process;Chen;IEEE Transactions on Electron Devices,2018
2. Failure analysis of a PLL ESD structure design defect;Fan,2017
3. ESD Protection Device With Dual-Polarity Conduction and High Blocking Voltage Realized in CMOS Process;Luo;IEEE Electron Device Letters,2014
4. Transmission line pulse picosecond imaging circuit analysis methodology for evaluation of ESD and latchup;Weger,2003
5. SCR device with dynamic holding voltage for on-chip ESD protection in a 0.25-um fully salicided CMOS process;Ker;IEEE Transactions on Electron Devices,2004