Author:
Pathan A,Memon T D,Sohu F Khan
Abstract
Abstract
This paper compares LMS filter-based adaptive channel equalizer, implemented on Vertex 7 FPGA using several existing and proposed multipliers. The three main performance parameters taken into consideration are the consumed resources (in terms of lookup tables), utilized power (among various design components), and the performance achieved (in terms of observed frequency). The results show the area-power-performance tradeoff amongst the conventional and proposed multipliers based designs. It is to mention that the proposed multipliers result in more compact systems due to less utilization of resources in all means.
Subject
General Physics and Astronomy
Reference21 articles.
1. Low-cost parallel FIR filter structures with 2-stage parallelism;Cheng;IEEE Transactions on Circuits and Systems I: Regular Papers,2007
2. FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic;Meher;IEEE transactions on signal processing,2008
3. Design techniques for silicon compiler implementations of high-speed FIR digital filters;Hawley;IEEE Journal of Solid-State Circuits,1996
4. High speed and low power FPGA implementation of FIR filter for DSP applications;Shanthala;European Journal of Scientific Research,2009
5. Power-area-performance characteristics of FPGA-based sigma-delta fir filters;Memon;Journal of Signal Processing Systems,2013
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. An Optimization in Conventional Shift &Add Multiplier for Area-Efficient Implementation on FPGA;2022 International Conference on Emerging Technologies in Electronics, Computing and Communication (ICETECC);2022-12-07