Author:
Liu Lu,Yang Yanfei,Lei Qianqian,Wang Huhu,Lixun Song
Abstract
Abstract
Balanced load is one of the most important performance metrics for on-chip communication. To design flexible, adaptive load-balanced routing algorithms, an arbiter that alternated the priority order fairly is employed. With fair arbiter to decide the routing path for network-on-chip, balanced load can result in performance improvement in speed and capacity for both congestion-oblivious and congestion-aware routing schemes.
Subject
General Physics and Astronomy
Reference8 articles.
1. Digital atomic scale fabrication an inverse Moore’s Law - A path to atomically precise manufacturing[J];John;Micro and Nano Engineering
2. Scalability evaluation of an FPGA-based multi-core architecture with hardware-enforced domain partitioning[J];Daniel;Microprocessors and Microsystems,2014
3. Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design[J];Ezz-Eldin;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2016
4. The Hamiltonian-based odd-even turn model for maximally adaptive routing in 2D mesh networks-on-chip[J];Bahrebar;Computers & Electrical Engineering,2015