1. Efficient Hardware Realization of Advanced Encryption Standard Algorithm using FPGA;Rais;IJCSNS International Journal of Computer Science and Network Security,2009
2. FPGA implementation of AES encryption and decryption;Deshpande,2009
3. Hardware Implementation Of AES Algorithm;Mali;Journal of Electrical Engineering,2005
4. A 10-Gbps Full AES-CryptoDesign with a Twisted BDD S-Box Architecture;Morioka;IEEE Transactions on VLSI Systems,2004