Author:
Bhaskara Veeraveni J.,Devi Bhawani K.
Abstract
Abstract
Reducing the consumption of power in VLSI circuits is challenging. A low power circuit in multi-port memories for power consumption reduction in bit lines is presented here. In this circuit the power of wide gates used in memory bit lines is decreased by reducing the voltage swing of the pull-down network. Wide gates were simulated and the results showed 40% lower power consumption. Processors are another component where power dissipation is high. Various methods are used to decrease the power dissipation. A number of methods reduce bus transitions to limit the power dissipation.
Subject
General Physics and Astronomy
Reference17 articles.
1. Low power dynamic circuit for power efficient bit lines;Asyaei;AEU-International Journal of Electronics and Communications
2. A POWER AND AREA EFFICIENT 65 nm CMOS DELAY-LINE ADC FOR ON-CHIP VOLTAGE SENSING;Shen;Journal of Circuits, Systems and Computers,2013
3. An efficient power reduction technique for low power data I/O for military applications;Ravindra,2005
4. 0.339 fJ/bit/search energy-efficient TCAM macro design in 40nm LP CMOS;Huang,2014
5. A POWER AND AREA EFFICIENT 65 nm CMOS DELAY-LINE ADC FOR ON-CHIP VOLTAGE SENSING;Shen;Journal of Circuits, Systems and Computers,2013