Abstract
Abstract
The artificial intelligence health care devices have focused on the portability and accuracy and the most trending area of wearable biomedical application has become the electrocardiogram (ECG) recording device. The ECG signals have the characteristic of low amplitude, prone to be influenced by Power Line Interference (PLI), so it is essential to achieve high gain and high common-mode rejection ratio (CMRR),while the input-referred noise and power consumption need to be low to realize the cardiac screening system on chip (Soc).In this paper, a low-noise low-power analog front end (AFE) amplifier which based on Driven-Right-Leg circuit(DRL) has been proposed. It was implemented in CMOS 180 nm with bias current and supply voltage of 12µA and 0.7V, respectively. The simulation results showed that this front-end circuit can achieve a low input referred noise of 4.11µV/Hz and high common mode rejection ratio of 135dB. It also gave voltage gain of 41.8 dB with the bandwidth from 0.1Hz to 100Hz and the total power consumption was 4.32µW. Compared with recently relevant whole circuit design, we believe that it is suitable to be used in smart wearable device.
Subject
General Physics and Astronomy
Reference18 articles.
1. Design and analysis of low power CMOS ECG amplifier;Verma,2016
2. 1/f noise in CMOS transistors for analog applications;Nemirovsky;IEEE Transactions on Electron Devices,2001
3. An ultralow-power low-noise CMOS biopotential amplifier for neural recording;Yang;IEEE Transactions on Circuits and Systems II: Express Briefs,2015
4. A low-noise, low-power amplifier with current-reused OTA for ECG recordings;Zhang;IEEE Transactions on Biomedical Circuits and Systems,2018
5. Low Power CMOS Electrocardiogram Amplifier Design for Wearable Cardiac Screening;Weng;International Journal of Electrical and Computer Engineering,2018
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献