Author:
Penugonda Ramya sri,Ravi V
Abstract
Abstract
In VLSI system design power consumption and energy dissipation are become more important. To optimize the power consumption we are using adiabatic logic which is having capability of reusing power. In this paper we proposed novel 7T SRAM cell using MCPL adiabatic logic. We compared the performance of energy dissipation and power consumption of conventional 7T SRAM and adiabatic SRAM. Furthermore, the conventional 6T,7T SRAM cell and the designs which are related are designed using FINFET devices to achieve low power.7T SRAM is more stable compared to 6T SRAM but due to excess transistor in 7T SRAM the power consumption will be more. SRAM cells are designed in cadence EDA environment and layouts for these circuits are carried out in cadence Assura tool.
Subject
General Physics and Astronomy
Reference15 articles.
1. Low- power adiabatic 9T static random access memory;Takahashi,2014
2. Energy Recovery Performance of Quasi-Adiabatic Circuits using Lower Technology Nodes;Kanchana Bhaaskaran,2010
3. Adiabatic SRAM with a large margin of VT variation by controlling the cell power line and word line voltage;Nakata,2009
4. Two-Phase Sinusoidal Power-Clocked QuasiAdiabatic Logic Circuits;Kanchana Bhaaskaran;Journal of Circuits, Systems, and Computers,2010
5. Low Standby Power and Robust FinFET Based SRAM Design;Ebrahimi,2008
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献