Abstract
Abstract
In this paper, a voltage reference circuit generating 0.6 V developed in the Semiconductor Laboratory (SCL) 0.18 μm standard CMOS technology has been presented. It is based on the principle of Beta multiplier circuit. Operating under a supply voltage of 1.8V, the proposed reference accomplishes a line sensitivity as low as 0.080%/V across a voltage range of 1.8 V to 3.5 V. In addition to a low line sensitivity, it achieves a low temperature coefficient of 57 ppm/ °C over the temperature range of −40 °C to +85 °C. The circuit furnishes a power supply rejection ratio (PSRR) of −75.72 dB. The improved load regulation feature allows the circuit to drive loads as low as 73 KΩ with minimum variation. A reliable nature of the circuit has been observed on examining the response for different process corners and variations.
Funder
Chips to Startup (C2S) Program , Ministry of Electronics & Information Technology (Microelectronics Development Division), Govt. of India
All India Council for Technical Education
Reference26 articles.
1. A 1.1 μA voltage reference circuit with high PSRR and temperature compensation;Pereira,2015
2. A Subthreshold Voltage Reference With Scalable Output Voltage for Low-Power IoT Systems;Lee;IEEE J. Solid-State Circuits,2017
3. A 6-transistor ultra-low power CMOS voltage reference with 0.02%/V line sensitivity;Bialek,2020
4. A 0.6V 44.6 ppm/ºC subthreshold CMOS voltage reference with wide temperature range and inherent leakage compensation;Pan;Integration,2020
5. Picowatt, 0.45–0.6 V Self-Biased Subthreshold CMOS Voltage Reference;Campos de Oliveira;IEEE Trans. on Circuits and System-I: Regular Paper,2017