Author:
Zhang L.,Edwards C.,Gong D.,Huang X.,Lee J.,Liu C.,Liu T.,Liu T.,Olsen J.,Sun Q.,Wu J.,Ye J.,Zhang W.
Abstract
AbstractWe present an FPGA-based readout chip emulator board for the CMS Endcap Timing Layer (ETL) detector upgrade. The emulator board uses an Intel Cyclone 10 GX FPGA to emulate the digital functions of four Endcap Layer Readout Chips (ETROCs). Based on the actual ETROC design, the firmware is implemented and verified. The emulator board is being used for the ETROC digital design verification and system development.
Subject
Mathematical Physics,Instrumentation
Reference12 articles.
1. A MIP Timing Detector for the CMS Phase-2 Upgrade
2. Design optimization of ultra-fast silicon detectors;Cartiglia;Nucl. Instrum. Meth. A,2015
3. Characterization of the CMS endcap timing layer readout chip prototype with charge injection;Sun;JINST,2021
4. From the first full chain precision timing prototype ETROC1 (4 × 4) to the first full size full functionality ETROC2 (16 × 16) for CMS MTD Endcap Timing Layer (ETL) upgrade;Liu
5. A low-power time-to-digital converter for the CMS Endcap timing Layer (ETL) Upgrade;Zhang;IEEE Trans. Nucl. Sci.,2021