Author:
Dandoy J.R.,Dressnandt N.C.,Gosart T.C.,Gutierrez Zagazeta L.F.,Keener P.T.,Kroll J.,Lipeles E.,Lu S.,Mayers G.,McGovern R.P.,Newcomer F.M.,Nikolica A.,Reilly M.B.,Thomson E.,Wall A.
Abstract
Abstract
The high-luminosity upgrade to the LHC requires a new silicon-strip charged-particle tracking detector for ATLAS. The HCC (Hybrid Controller Chip) is one of three new radiation-tolerant ASICs for this silicon-strip detector. As the interface to multiple binary readout ASICs, the HCC is responsible for buffering and forwarding control signals and readout requests to them as well as serializing their readout data into a 640 Mbps output. All HCCs undergo a suite of tests to verify their analog and digital functionality. The yield for the HCC exceeds the 90% target for production.
Subject
Mathematical Physics,Instrumentation
Reference14 articles.
1. The ATLAS experiment at the CERN Large Hadron Collider;JINST,2008
2. Technical Design Report for the ATLAS Inner Tracker Strip Detector,2017
3. The HCCStar ASIC for the ATLAS ITk silicon strip detector: irradiation testing;Heinlein
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献