Author:
Dehmeshki Diba,Eberle Zachariah,Frahm Erich,Rusack Roger,Saradhy Rohith,Tousi Yahya
Abstract
Abstract
We report on the development and performance of a digitally controlled phase delay with a step of 280 femtoseconds and a dynamic range of 230 picoseconds. Details of the device design and the simulations as well as comparisons with laboratory measurements will be discussed. We describe how we have used this ASIC to stabilize a digital clock to a precision of less than one picosecond.
Reference5 articles.
1. A MIP Timing Detector for the CMS Phase-2 Upgrade;CMS Collaboration,2019
2. A High-Granularity Timing Detector for the ATLAS Phase-II Upgrade: Technical Design Report;ATLAS Collaboration
3. High Luminosity Large Hadron Collider HL-LHC;Apollinari;CERN Yellow Rep.,2015
4. A sub-picosecond digitally-controlled phase delay;Dehmeshki;JINST,2022
5. A sub-picosecond digital clock monitoring system;Saradhy;JINST,2023