Author:
Zhang L.,Cruda E.M.,Chao C-P.,Chen S-W.,Deng B.,Francisco R.,Gong D.,Guo D.,Hou S.,Huang G.,Huang X.,Kulis S.,Li C.-Y.,Liu C.,Liu E.R.,Liu T.,Moreira P.,Prinzie J.,Sun H.,Sun Q.,Sun X.,Wong G.,Yang D.,Ye J.,Zhang W.
Abstract
Abstract
We present the design and test results of a novel data transmitter ASIC operating up to 20.48 Gbps with 4-level Pulse-Amplitude-Modulation (PAM4) for particle physics experiments. This ASIC, named GBS20, is fabricated in a 65 nm CMOS technology. Two serializers share a 5.12 GHz Phase Locked Loop (PLL) clock. The outputs from the serializers are combined into a PAM4 signal that directly drives a Vertical-Cavity-Surface-Emitting-Laser (VCSEL). The input data channels, each at 1.28 Gbps, are scrambled with an internal 27-1 Pseudo-Random Binary Sequence (PRBS), which also serves as a frame aligner. GBS20 is tested to work at 10.24 and 20.48 Gbps with a VCSEL-based Transmitter-Optical-Subassembly (TOSA). The power consumption of GBS20 is below 238 mW and reduced to 164 mW in the low-power mode.
Subject
Mathematical Physics,Instrumentation
Reference4 articles.
1. The lpGBT: a radiation tolerant ASIC for data, timing, trigger and control applications in HL-LHC;Moreira,2019
2. LOCx2, a low-latency, low-overhead, 2 × 5.12-Gbps transmitter ASIC for the ATLAS liquid argon calorimeter trigger upgrade;Xiao;JINST,2016
3. Design of 56 Gb/s NRZ and PAM4 SerDes transceivers in CMOS technologies;Lee;IEEE J. Solid-State Circuits,2015
4. PAM4 signaling fundamentals, AN-835,2019
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献