Author:
Bashir Saima,Hakim Najeeb-ud-din,Rather G.M.
Abstract
Purpose
As technology advances the demand for an analog-to digital converter has increased, as every application demands a converter as per its parameters. Currently, work is done on improvement of data converters at three levels of design – architectural, circuit and physical level. This paper aims to review the work done in the field of analog-to-digital converters (ADCs) at architectural and circuit level and discusses the achievements in this field. Furthermore, a new architecture is proposed, which works at higher resolution and provides optimum design parameters at low power consumption.
Design/methodology/approach
A hybrid architecture combining the features of synthetic approximation register and sigma-delta ADC is presented. The validity of the proposed design at architectural level is verified using MATLAB SIMULINK simulations.
Findings
The design simulation was tested for a sinusoidal wave of 1 V at the test frequency of 60 Hz. The design consumes least power, and is found to yield an error of the order less than 10–3 V, thus providing highly accurate digital output.
Originality/value
The design is applicable in many applications including biomedical systems, Internet-of-Things and earthquake engineering. This architecture can be further optimized to obtain better performance parameters.
Subject
Electrical and Electronic Engineering,Industrial and Manufacturing Engineering
Reference33 articles.
1. High-resolution multi-bit second-order incremental converter with 1.5-μV residual offset and 94-dB SFDR;Analog Integrated Circuits and Signal Processing,2012
2. A 14 bit 1 GS/s RF sampling pipelined ADC with background calibration;IEEE Journal of Solid-State Circuits,2014
3. Bashir, S., Ali, S., Ahmed, S. and Kakkar, V. (2016), “Analog-to-digital converters: a comparative study and performance analysis”, paper presented at IEEE International Conference on Computing, Communication and Automation ICCCA, 2016, pp. 999-1001.
4. Bell, N.W. (1962), “Analog-to-digital data converters”, US patent 3,059,223.
5. A 6.3 µW 20 bit incremental Zoom-ADC with 6 ppm INL and 1 µV offset;IEEE Journal of Solid-State Circuits,2013