1. Amanuma, K., Tatsumi, T., Maejima, Y., Takahashi, S., Hada, H., Okizaki, H. and Kunio, T. (1998), “Capacitor‐on‐metal/via‐stacked‐plug (CMVP) memory cell for 0.25 um CMOS embedded FeRAM”,Intern. Electron Devices Meeting, San Francisco, CA, December 6‐9, pp. 363‐6.
2. Borland, W. (2006), “Decoupling of high performance semiconductors using embedded capacitor technology”,IEEE Intern. Symp. Applic. Ferroelectronics, Sunset Beach, NC, July, pp. 1‐4.
3. Drewniak, J.L., Hubing, T.H. and van Droen, T.P. (1994), “Modeling power bus decoupling on multilayer printed circuit boards”,IEEE Trans. EMC‐S, August, pp. 456‐61.
4. Quantifying SMT decoupling capacitor placement in dc power-bus design for multilayer PCBs
5. Hubing, T.H., Drewniak, J.L. and van Doren, T.P. (1995), “Power bus decoupling on multilayer printed circuit boards”,IEEE Trans. EMC‐S, Vol. 37, pp. 155‐66.