Author:
Yeh Cheng‐Ching,Lan Kuo‐Hsing,Dow Wei‐Ping,Hsu Jui‐Hsia,Lee Cliff,Hsu Chih‐Hao,Lee Ken,Chen Jordan,Lu Philip
Abstract
The trend of electronic products toward lighter, thinner, and faster transmission is challenging the printed circuit board industry to incorporate high density interconnection technology (such as build‐up and semi‐additive processes). Micro stacked via is one technology utilized to produce high‐density structures. Dielectric resin, conductive paste or via plating are usually applied for the filling process. As compared with other filling methods, via filling plating technology has advantages in offering a shorter process and higher reliability. This paper discusses the influence of different equipment design, operating conditions and additives on via filling plating technology.
Subject
Electrical and Electronic Engineering,Industrial and Manufacturing Engineering
Reference8 articles.
1. Georgiadou, M. and Veyret, D. (2001), J. Electrochem. Soc., Vol. 148 No. 1, pp. C54‐8.
2. (1998), IBM J. Res. Develop., Vol. 42 No. 4, p. 383.
3. Kobayashi, T. (2000), Journal of Japan Institute of Electronic Packaging.
4. Koh, L.T. and You, G.Z. (2001), Microelectronics, Vol. 32, pp. 973‐7.
5. Schlesinger, M., Milan Paunovic, Modern Electroplating.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献